A 3-10 GHz ultra-wideband SiGe LNA with wideband LC matching network

J. del Pino; S. L. Khemchandani; H. García; R. Pulido; A. Goñi; A. Hernández

doi:10.1117/12.723575

23 May 2007 A 3-10 GHz ultra-wideband SiGe LNA with wideband LC matching network

J. del Pino, S. L. Khemchandani, H. García, R. Pulido, A. Goñi, A. Hernández

Proceedings Volume 6590, VLSI Circuits and Systems III; 65901F (2007) https://doi.org/10.1117/12.723575
Event: Microtechnologies for the New Millennium, 2007, Maspalomas, Gran Canaria, Spain

Abstract

A fully-integrated SiGe wide band amplifier implemented in a standard low cost 0.35 &mgr;m process up to 12 dB of gain and a bandwidth of 3-10 GHz is presented. This circuit is divided in 3 stages. The first one is the input matching where the use of an inductively degenerated amplifier is expanded by embedding the input network of the amplifying device in a multisection reactive network so that the overall input reactance is resonated over a wider bandwidth. The second stage is a cascode transistor to obtain a great power gain and a high isolation between input and output ports. In adition, by adjusting the area and the multiplicity of these transistors, we can reduce the noise figure of the circuit. Finally at the output a new technique is used to increase the bandwidth. This technique is based in the replacement of the load resistor by a shunt-peaking resistor composed by an inductor and a resistor. The addition of an inductance gives an output impedance that remains roughly constant over a broader frequency range. Chip dimensions are 0.665 × 0.665 mm2 and power dissipation is 39 mW, drawn from a 3.3V supply. The noise figure ranges from 3.5 to 7.5 in the band between 2 GHz and 8.5 GHz. Finally, the circuit core draws 5.3 mA from a 3.3-V supply. All this results were measured in a probe station.

Citation Download Citation

J. del Pino, S. L. Khemchandani, H. García, R. Pulido, A. Goñi, and A. Hernández "A 3-10 GHz ultra-wideband SiGe LNA with wideband LC matching network", Proc. SPIE 6590, VLSI Circuits and Systems III, 65901F (23 May 2007); https://doi.org/10.1117/12.723575

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available