Presentation + Paper
10 April 2024 2D local interconnect metal patterning exploration for CFET
Hsinlan Chang, Youssef Drissi, Gioele Mirabelli, Odysseas Zografos, Yasser Sherazi, Julien Ryckaert, Gaspard Hiblot
Author Affiliations +
Abstract
To keep up with the pace set by Moore's law, an innovative standard cell architecture called CFET has been proposed recently. Its technical challenge is to stack transistors on top of each other to achieve higher density. Nevertheless, the targeted nodes still require very small dimensions in terms of pitches, critical dimensions (CD) and tip-to-tip, but also in terms of geometries. In this paper we explore the patterning of a 2D local interconnect, Middle of the Line (MOL) layer with aggressive pitches and spaces that has been foreseen as a possible option for this CFET architecture. Multiple patterning solutions are proposed including 1- EUV print with multiple colors, 2- Spacer assisted solutions with multiple cut patterns. Finally, we evaluate the benefit of using 3- High NA EUV lithography as a potential candidate for this type of layer.
Conference Presentation
(2024) Published by SPIE. Downloading of the abstract is permitted for personal use only.
Hsinlan Chang, Youssef Drissi, Gioele Mirabelli, Odysseas Zografos, Yasser Sherazi, Julien Ryckaert, and Gaspard Hiblot "2D local interconnect metal patterning exploration for CFET", Proc. SPIE 12953, Optical and EUV Nanolithography XXXVII, 129530Y (10 April 2024); https://doi.org/10.1117/12.3010804
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Extreme ultraviolet

Printing

Optical lithography

Extreme ultraviolet lithography

Metals

Deep ultraviolet

Optical proximity correction

RELATED CONTENT

Integration of an EUV metal layer a 20 14nm...
Proceedings of SPIE (April 17 2014)
EUV single patterning validation of curvilinear routing
Proceedings of SPIE (April 28 2023)
Ultimate patterning limits for EUV at 5nm node and beyond
Proceedings of SPIE (March 20 2018)
EUV lithography at the 22nm technology node
Proceedings of SPIE (March 22 2010)

Back to Top