Four-million-frame/s CMOS image sensor prototype with on-focal-plane 64-frame storage

Stuart Kleinfelder; Yandong Chen; Kris Kwiatkowski; Ashish Shah

doi:10.1117/12.506196

6 February 2004 Four-million-frame/s CMOS image sensor prototype with on-focal-plane 64-frame storage

Stuart Kleinfelder, Yandong Chen, Kris Kwiatkowski, Ashish Shah

Proceedings Volume 5210, Ultrahigh- and High-Speed Photography, Photonics, and Videography; (2004) https://doi.org/10.1117/12.506196
Event: Optical Science and Technology, SPIE's 48th Annual Meeting, 2003, San Diego, California, United States

Abstract

An image sensor acquisition and readout circuit prototype, capable of 4 to 10 million frames/s and 79 dB (13 bits), RMS, dynamic range has been fabricated and tested. The 0.35 μm CMOS chip tests sensor and readout circuitry intended for applications such as accelerator-based radiography, where fast, brief, transient events can be captured with high resolution. It exhibits a unique combination of extremely high speeds and very wide dynamic range, as well as 64-frame analog storage on the focal plane array (FPA). Each pixel includes either a charge-integrating trans-impedance amplifier or a direct-integration source-follower front end, followed by an array of 64 sample capacitors and associated readout electronics. Flexible operation capabilities allows the acquisition of either 32 frames using correlated double sampling (CDS) at 4 M-frames/s, or 64 frames without CDS at 7 M-frames/s without any reduction in gain. Allowing a -3dB gain reduction, frame rates as high as 10.5 MHz can be achieved. CDS is performed by acquiring two samples per frame, one immediately after reset and one at the end of the integration period, followed by external subtraction of the two samples. Two samples at a time are read out in parallel when CDS is not required. A 200 by 200 μm pixel is implemented in order to mate an extended version to an existing back-illuminated hybrid photo-diode FPA.

Citation Download Citation

Stuart Kleinfelder, Yandong Chen, Kris Kwiatkowski, and Ashish Shah "Four-million-frame/s CMOS image sensor prototype with on-focal-plane 64-frame storage", Proc. SPIE 5210, Ultrahigh- and High-Speed Photography, Photonics, and Videography, (6 February 2004); https://doi.org/10.1117/12.506196

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available