Paper
23 May 2005 Exploiting metastability and thermal noise to build a reconfigurable hardware random number generator
Author Affiliations +
Proceedings Volume 5844, Noise in Devices and Circuits III; (2005) https://doi.org/10.1117/12.620306
Event: SPIE Third International Symposium on Fluctuations and Noise, 2005, Austin, Texas, United States
Abstract
While pseudo random number generators based on computational complexity are widely used for most of cryptographic applications and probabilistic simulations, the generation of true random numbers based on physical randomness is required to guarantee the advanced security of cryptographic systems. In this paper we present a method to exploit manufacturing variations, metastablity, and thermal noise in integrated circuits to generate random numbers. This metastability based physical random number generator provides a compact and low-power solution which can be fabricated using standard IC manufacturing processes. Test-chips were fabricated in TSMC 0.18um process and experimental results show that the generated random bits pass standard randomness tests successfully. The operation of the proposed scheme is robust against environmental changes since it can be re-calibrated to new environmental conditions such as temperature and power supply voltage.
© (2005) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Daihyun Lim, Damith C. Ranasinghe, Srinivas Devadas, Behnam Jamali, Derek Abbott, and Peter H. Cole "Exploiting metastability and thermal noise to build a reconfigurable hardware random number generator", Proc. SPIE 5844, Noise in Devices and Circuits III, (23 May 2005); https://doi.org/10.1117/12.620306
Lens.org Logo
CITATIONS
Cited by 2 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Complex systems

Fourier transforms

Binary data

Calibration

Power supplies

Switches

Manufacturing

RELATED CONTENT

A low-cost PSoC architecture for long FFT
Proceedings of SPIE (May 28 2013)
Quantitative FTIR Analysis Using Aultivariate Techniques
Proceedings of SPIE (December 01 1989)
Process capability analysis using fuzzy sets theory
Proceedings of SPIE (December 22 1993)
Data processing suite for GIFTS testing
Proceedings of SPIE (August 22 2005)
An integrable low-cost hardware random number generator
Proceedings of SPIE (February 28 2005)

Back to Top