Paper
30 December 2008 Defect tolerant prefix adder design
Author Affiliations +
Proceedings Volume 7268, Smart Structures, Devices, and Systems IV; 72680F (2008) https://doi.org/10.1117/12.814438
Event: SPIE Smart Materials, Nano- and Micro-Smart Systems, 2008, Melbourne, Australia
Abstract
This paper introduces a defect tolerant 64-bit Sklansky prefix adder, designed with the goal of increasing its reliability and extending its lifetime in the presence of hard faults. We consider defect tolerance for early transistor wear-out by exploring the design of fine-grained reconfigurable logic. The approach involves enabling spare processing elements to replace defective elements. Power gating techniques are used to disable faulty logic blocks and enable spare logic. Minimum sized transistors are used for spare processing elements to reduce area overhead, and simplify reconfiguration interconnect. The performance of the design is compared to a baseline, non-repairing design using the cost metrics of: area overhead, power consumption, and performance in the fault free and faulty case.
© (2008) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Robert Moric, Braden J. Phillips, and Michael J. Liebelt "Defect tolerant prefix adder design", Proc. SPIE 7268, Smart Structures, Devices, and Systems IV, 72680F (30 December 2008); https://doi.org/10.1117/12.814438
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Logic

Transistors

Tolerancing

Reliability

Signal generators

Bismuth

Multiplexing

RELATED CONTENT

Lithography-induced limits to scaling of design quality
Proceedings of SPIE (March 28 2014)
Discussion of the nano electromechanical switch
Proceedings of SPIE (December 09 2021)
Technology mapping for hot-carrier reliability enhancement
Proceedings of SPIE (September 11 1997)
Sub 5.5 FO4 delay CMOS 64 bit domino threshold logic...
Proceedings of SPIE (March 30 2004)
Manufacturing challenges for sub-half micron technologies
Proceedings of SPIE (September 22 1995)

Back to Top