Common hardware-in-the-loop development

Hajin J. Kim; Stephen G. Moss

doi:10.1117/12.819194

22 April 2009 Common hardware-in-the-loop development

Hajin J. Kim, Stephen G. Moss

Proceedings Volume 7301, Technologies for Synthetic Environments: Hardware-in-the-Loop Testing XIV; 730107 (2009) https://doi.org/10.1117/12.819194
Event: SPIE Defense, Security, and Sensing, 2009, Orlando, Florida, United States

Abstract

An approach to streamline the Hardware-In-the-Loop (HWIL) simulation development process is under evaluation. With increased microprocessor speed, FPGA capacity and increased bus bandwidth over the last decade, a common interface design may be able to support a large number of HWIL interfaces that were previously custom designed interfaces. The Common HWIL approach will attempt to provide a more flexible, scalable system. The overall goal of the Common HWIL system will be to reduce cost by minimizing redundant development and operational labor and equipment expenses. This paper will present current results and future plans of the development.

Citation Download Citation

Hajin J. Kim and Stephen G. Moss "Common hardware-in-the-loop development", Proc. SPIE 7301, Technologies for Synthetic Environments: Hardware-in-the-Loop Testing XIV, 730107 (22 April 2009); https://doi.org/10.1117/12.819194

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available