Computer modeling and design analysis of a bit rate discrimination circuit based dual-rate burst mode receiver

Sriharsha Kota; Jigesh Patel; Enrico Ghillino; Dwight Richards

doi:10.1117/12.879895

24 January 2011 Computer modeling and design analysis of a bit rate discrimination circuit based dual-rate burst mode receiver

Sriharsha Kota, Jigesh Patel, Enrico Ghillino, Dwight Richards

Author Affiliations +

Proceedings Volume 7958, Broadband Access Communication Technologies V; 79580G (2011) https://doi.org/10.1117/12.879895
Event: SPIE OPTO, 2011, San Francisco, California, United States

Abstract

In this paper, we demonstrate a computer model for simulating a dual-rate burst mode receiver that can readily distinguish bit rates of 1.25Gbit/s and 10.3Gbit/s and demodulate the data bursts with large power variations of above 5dB. To our knowledge, this is the first such model to demodulate data bursts of different bit rates without using any external control signal such as a reset signal or a bit rate select signal. The model is based on a burst-mode bit rate discrimination circuit (B-BDC) and makes use of a unique preamble sequence attached to each burst to separate out the data bursts with different bit rates. Here, the model is implemented using a combination of the optical system simulation suite OptSim^TM, and the electrical simulation engine SPICE. The reaction time of the burst mode receiver model is about 7ns, which corresponds to less than 8 preamble bits for the bit rate of 1.25Gbps. We believe, having an accurate and robust simulation model for high speed burst mode transmission in GE-PON systems, is indispensable and tremendously speeds up the ongoing research in the area, saving a lot of time and effort involved in carrying out the laboratory experiments, while providing flexibility in the optimization of various system parameters for better performance of the receiver as a whole. Furthermore, we also study the effects of burst specifications like the length of preamble sequence, and other receiver design parameters on the reaction time of the receiver.

Citation Download Citation

Sriharsha Kota, Jigesh Patel, Enrico Ghillino, and Dwight Richards "Computer modeling and design analysis of a bit rate discrimination circuit based dual-rate burst mode receiver", Proc. SPIE 7958, Broadband Access Communication Technologies V, 79580G (24 January 2011); https://doi.org/10.1117/12.879895

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
8 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Receivers

Computer simulations

Data modeling

Integrated circuit design

Integrated circuits

Device simulation

Systems modeling

Show All Keywords

Keywords/Phrases

Search In:

Publication Years