Paper
19 February 1988 An Architecture For Boundary-Based Segmentation
J. M. Adffel, J.L. C. Sanz, A K Jain, K. W. Current
Author Affiliations +
Proceedings Volume 0848, Intelligent Robots and Computer Vision VI; (1988) https://doi.org/10.1117/12.942807
Event: Advances in Intelligent Robotics Systems, 1987, Cambridge, CA, United States
Abstract
A novel hardware architecture for extracting region boundaries in two raster scan passes through a binary image is presented. The first pass gathers statistics regarding the size of each object contour. This information is used to dynamically allocate available memory for storage of boundary codes. In the second raster pass, the same architecture constructs lists of Grid-Joint Codes to represent the perimeter pixels of each object. These codes, referred to variously as "crack" codes or "raster-chain" codes in the literature, are later decoded by the hardware to reproduce the ordered sequence of coordinates surrounding each object. This list of coordinates is useful for the variety of shape recognition and manipulation algorithms which utilize boundary information. We present results of software simulations of the VLSI architecture, along with measurements of the coding efficiency of the basic algorithm, and estimates of the overall chip complexity.
© (1988) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
J. M. Adffel, J.L. C. Sanz, A K Jain, and K. W. Current "An Architecture For Boundary-Based Segmentation", Proc. SPIE 0848, Intelligent Robots and Computer Vision VI, (19 February 1988); https://doi.org/10.1117/12.942807
Lens.org Logo
CITATIONS
Cited by 3 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Image compression

Raster graphics

Binary data

Computer vision technology

Machine vision

Robot vision

Robots

RELATED CONTENT

Graphical Operations In A Hierarchical Parallel Computer
Proceedings of SPIE (January 17 1985)
Techniques for high-performance analog neural networks
Proceedings of SPIE (March 01 1992)
VLSI Implementation Of A Fast Contour Tracing Method
Proceedings of SPIE (February 19 1988)
Use of coordinate mapping as a method for image data...
Proceedings of SPIE (February 01 1991)
Ho-Kashyap CAAP 1:1 associative processors
Proceedings of SPIE (February 01 1991)

Back to Top