Lithographic imaging-driven pattern edge placement errors at 10nm node

Jacek K. Tyminski; Stephen P. Renwick; Shane R. Palmer; Julia A. Sakamoto; Steven D. Slonaker

doi:10.1117/12.2218146

15 March 2016 Lithographic imaging-driven pattern edge placement errors at 10nm node

Jacek K. Tyminski, Stephen P. Renwick, Shane R. Palmer, Julia A. Sakamoto, Steven D. Slonaker

Proceedings Volume 9780, Optical Microlithography XXIX; 97800C (2016) https://doi.org/10.1117/12.2218146
Event: SPIE Advanced Lithography, 2016, San Jose, California, United States

Abstract

Demand for ever increasing level of microelectronics integration continues unabated, driving the reduction of the integrated circuit critical dimensions, and escalating requirements for image overlay and pattern dimension control. The challenges to meet these demands are compounded by requirement that pattern edge placement errors be at single nanometer levels. Layout design together with the patterning tools performance play key roles in determining location of the pattern edges at different device layers. However, complexities of the layout design often lead to stringent tradeoffs for viable optical proximity correction and imaging strategy solutions. As a result, in addition to scanner overlay performance, pattern imaging plays a key role in the pattern edge placement. The imaging contributes to edge displacement by impacting the image dimensions and by shifting the images relative to their target locations. In this report we discuss various aspects of advanced image control at 10 nm integrated circuit design rules. We analyze the impact of pattern design and scanner performance on pattern edges. We present an example of complex, three step litho-etch patterning involving immersion scanners. We draw conclusion on edge placement control when complex images interact with wafer topography.

Citation Download Citation

Jacek K. Tyminski, Stephen P. Renwick, Shane R. Palmer, Julia A. Sakamoto, and Steven D. Slonaker "Lithographic imaging-driven pattern edge placement errors at 10nm node", Proc. SPIE 9780, Optical Microlithography XXIX, 97800C (15 March 2016); https://doi.org/10.1117/12.2218146

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available