Patterning challenges in advanced device architectures: FinFETs to nanowires

N. Horiguchi; A. P. Milenin; Z. Tao; H. Hubert; E. Altamirano-Sanchez; A. Veloso; L. Witters; N. Waldron; L.-Å. Ragnarsson; M. S. Kim; Y. Kikuchi; H. Mertens; P. Raghavan; D. Piumi; N. Collaert; K. Barla; A. V.-Y. Thean

doi:10.1117/12.2220605

23 March 2016 Patterning challenges in advanced device architectures: FinFETs to nanowires

N. Horiguchi, A. P. Milenin, Z. Tao, H. Hubert, E. Altamirano-Sanchez, A. Veloso, L. Witters, N. Waldron, L.-Å. Ragnarsson, M. S. Kim, Y. Kikuchi, H. Mertens, P. Raghavan, D. Piumi, N. Collaert, K. Barla, A. V.-Y. Thean

Author Affiliations +

Proceedings Volume 9782, Advanced Etch Technology for Nanopatterning V; 978209 (2016) https://doi.org/10.1117/12.2220605
Event: SPIE Advanced Lithography, 2016, San Jose, California, United States

Abstract

Si FinFET scaling is getting more difficult due to extremely narrow fin width control and power dissipation. Nanowire FETs and high mobility channel are attractive options for CMOS scaling. Nanowire FETs can maintain good electrostatics with relaxed nanowire diameter. High mobility channel can provide good performance at low power operation. However their fin patterning is challenging due to fins consisted of different materials or fragile high mobility material. Controlled etch and strip are necessary for good fin cd and profile control. Fin height increase is a general trend of scaled FinFETs and nanowire FETs, which makes patterning difficult not only in fin, but also in gate, spacer and replacement metal gate. It is important that gate and spacer etch have high selectivity to fins and good cd and profile control even with high aspect ratio of fin and gate. Work function metal gate patterning in scaled replacement metal gate module needs controlled isotropic etch without damaging gate dielectric. SF6 based etch provides sharp N-P boundary and improved gate reliability.

Citation Download Citation

N. Horiguchi, A. P. Milenin, Z. Tao, H. Hubert, E. Altamirano-Sanchez, A. Veloso, L. Witters, N. Waldron, L.-Å. Ragnarsson, M. S. Kim, Y. Kikuchi, H. Mertens, P. Raghavan, D. Piumi, N. Collaert, K. Barla, and A. V.-Y. Thean "Patterning challenges in advanced device architectures: FinFETs to nanowires", Proc. SPIE 9782, Advanced Etch Technology for Nanopatterning V, 978209 (23 March 2016); https://doi.org/10.1117/12.2220605

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available