KEYWORDS: Charge-coupled devices, Field programmable gate arrays, Imaging systems, Clocks, Image processing, CCD image sensors, Optical filters, Image quality, Signal processing, Signal to noise ratio
The paper presents the hardware and software design of an area CCD imaging system with FPGA for real-time
processing, which can be used in image capture system. The interline transfer area CCD uses ICX424AQ from Sony
Company. The paper makes a detailed analysis on the structure parameters of ICX424AQ and the image capture
principle. On this basis, the design realizes the CCD control sequence and the timing logic of the whole capture system.
The area CCD image sensor is covered by Bayer color filter array (CFA). Each pixel has only one component of three
primary colors. In order to obtain full chromaticity at every pixel, the paper adopts an improved bilinear interpolation
algorithm. The CCD is working under progressive scan mode. All pixel signals are read out continuously at the exposing
time of 0.32ms. The whole system is controlled by FPGA, the pixel data transmits by transmitting chip SiI1162. At last,
the design realizes the real-time display on TFT-LCD.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.