In the sub-7 nm technology nodes, the cost of printing dense via layers increases dramatically. Directed self-assembly (DSA) (DSA) technology with multiple patterning (MP) lithography (DSA-MP) provides a high-volume manufacturing solution with a high throughput and low cost. To enable the technology, a high-quality DSA-MP-aware layout decomposer that contains DSA grouping and MP assignment is necessary. We propose a graph-based heuristic algorithm that minimizes the potential DSA decomposition violations using grouping nodes in the complete graph and the corresponding place-and-route method. Then the grouping result is modified and the MP assignment is solved simultaneously by hybrid algorithms. Experimental results show the efficiency and effectiveness of the proposed method in dealing with large dense vias patterns.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.