Paper
20 March 2020 Mitigating gain, effort and cost for EOW overlay control
Author Affiliations +
Abstract
Advanced nodes require tighter and tighter overlay control to secure products yield. Market like automotive one are even more demanding on “overlay reliability” till the extreme edge of wafers. High order models including Correction per Exposure capabilities are now introduced on the most critical immersion layers to put extra correction on the edge of wafers scanner fields. To ensure a correction model able to bring back these fields under overlay specification, the understanding of key process/equipment parameters to be put under control is needed. In this paper, choices done in term of overlay and Run to Run model will be discussed. On tools aspects, scanner table clean frequency impact and etch chambers variability will be addressed. In addition, etch recipe can modulate this etch chamber effect. The paper will conclude on the compromise to face in order to better correct and control overlay at the Edge of Wafer with the current Litho/Etch tools capabilities and R2R model strategy, at an acceptable cost (tool efficiency) and effort (rework, R2R complexity, …)
© (2020) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Olivier Mermet, Maxime Gatefait, Didier Dabernat, Florent Dettoni, Benjamin Duclaux, and Bertrand Le-Gratiet "Mitigating gain, effort and cost for EOW overlay control", Proc. SPIE 11325, Metrology, Inspection, and Process Control for Microlithography XXXIV, 113251W (20 March 2020); https://doi.org/10.1117/12.2548308
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Etching

Semiconducting wafers

Scanners

Overlay metrology

Contamination

Lithography

Plasma

Back to Top