Poster + Paper
1 December 2022 Single-pass frame generation for multi-layer 3D circuits
Frederic Brault, Philippe Morey, Samuel Boret, Benedicte Bry, Ghislaine Castel, Antonio Marques, Julien Rouessard, Christelle Segur
Author Affiliations +
Conference Poster
Abstract
This paper presents a novel approach to automatically build frames for 3D chips. These chips may be obtained by stacking multiple dies, but are more often made by a backside wafer processing. This proposed flow works in a single pass and is based on a dedicated constraint-satisfaction software. In addition to the standard placement rules, the different types of constraints used for 3D frames are clearly identified: alignment, overlapping, mirroring. The method to generate separate frames is described. Results and performance obtained in production, for frames involving two different manufacturing processes for wafer front and backside, are detailed.
© (2022) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Frederic Brault, Philippe Morey, Samuel Boret, Benedicte Bry, Ghislaine Castel, Antonio Marques, Julien Rouessard, and Christelle Segur "Single-pass frame generation for multi-layer 3D circuits", Proc. SPIE 12293, Photomask Technology 2022, 122930Q (1 December 2022); https://doi.org/10.1117/12.2641690
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Semiconducting wafers

Optical alignment

Sensors

Imaging systems

Photomasks

Process control

Silicon

RELATED CONTENT

Microlens array for staring infrared imager
Proceedings of SPIE (November 01 1991)
Step And Repeat Wafer Imaging
Proceedings of SPIE (September 05 1980)
Application on multichannel V-groove inspection
Proceedings of SPIE (August 17 2004)
Nikon EB Stepper: the latest development status
Proceedings of SPIE (August 20 2001)

Back to Top