Design of fast and sparse accelerator for deep learning model based on FPGA

Shaotong Li; Yuhang Long

doi:10.1117/12.2680554

31 May 2023 Design of fast and sparse accelerator for deep learning model based on FPGA

Shaotong Li, Yuhang Long

Proceedings Volume 12704, Eighth International Symposium on Advances in Electrical, Electronics, and Computer Engineering (ISAEECE 2023); 127043I (2023) https://doi.org/10.1117/12.2680554
Event: 8th International Symposium on Advances in Electrical, Electronics and Computer Engineering (ISAEECE 2023), 2023, Hangzhou, China

Abstract

At present, there have been many studies to design various CNN hardware accelerators to accelerate the inference of deep neural network models. The FPGA-based CNN reasoning accelerator can provide sufficient computing power support with flexible data accuracy, lower energy consumption and lower application cost, and has received a lot of attention in the application field of IoT terminal devices with limited computing power and energy consumption. Widespread concern. However, although the current FPGA-based CNN accelerator has greatly improved the speed of model reasoning through various methods, most of the methods cannot be effectively applied to actual terminal scenarios due to limitations in memory and energy consumption. In response to this situation, we designed an acceleration framework that takes into account both inference acceleration and energy consumption. Aiming at the limitation of computing power in the terminal environment, optimize a large number of multiplication operations in the convolution operation that consumes the most computing power in the CNN inference stage, by using local cache and matrix transformation formulas, and skipping pairings by zero values in the calculation process the model inference operation is further accelerated while reducing energy consumption. The experimental results show that compared with the current advanced neural network accelerator, not only the computing power has been significantly improved, but also the energy efficiency ratio has achieved better results. Moreover, this method can not only be implemented in FPGA, but also be migrated to other embedded terminals.

Citation Download Citation

Shaotong Li and Yuhang Long "Design of fast and sparse accelerator for deep learning model based on FPGA", Proc. SPIE 12704, Eighth International Symposium on Advances in Electrical, Electronics, and Computer Engineering (ISAEECE 2023), 127043I (31 May 2023); https://doi.org/10.1117/12.2680554

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
5 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Field programmable gate arrays

Tunable filters

Design and modelling

Mathematical optimization

Neural networks

Matrices

Computer hardware

Show All Keywords

Keywords/Phrases

Search In:

Publication Years