High-density multilayer connection technology for MEMS and CMOS applications

Seoung Jai Bai; Rainer J. Fasching; Fritz B. Prinz

doi:10.1117/12.499135

24 April 2003 High-density multilayer connection technology for MEMS and CMOS applications

Seoung Jai Bai, Rainer J. Fasching, Fritz B. Prinz

Proceedings Volume 5116, Smart Sensors, Actuators, and MEMS; (2003) https://doi.org/10.1117/12.499135
Event: Microtechnologies for the New Millennium 2003, 2003, Maspalomas, Gran Canaria, Canary Islands, Spain

Abstract

A multi-layer technology for electrical high-density connections between the two opposing sides of a wafer has been developed. Openings in a double-side polished wafer were created by applying a deep reactive ion etching technique. Hole structures with a diameter of 20 μm were formed through a 350-μm thick wafer. A multi-layer system of up to eight layers consisting of alternating conducting layers (N-type doped poly-silicon) and isolating layers (silicon-oxide) were grown until the vias were filled. Subsequently, all layers on the wafer surface were then removed in a CMP process. In this way, a multi-connection structure embedded in the silicon wafer can be fabricated. The applied low-pressure chemical vapor deposition techniques guarantee a sufficient homogenous coating outside and inside of the entire structure to a minimum layer thickness of one µm. The connection quality has been examined combining impedance spectroscopy and Focused Ion Beam technology. Depending on the geometry and the doping profile of the poly-silicon layers, a connection resistance of less than 80 Ohms can be achieved with sufficient DC isolation. In this way, a multi-connection of up to four isolated signal lines per opening was manufactured. This corresponds to a local connection density higher than 30.000/cm². The achievable connection density and the full CMOS compatibility of the applied processes make this multi-layer connection technology particularly well suited for combined MEMS and CMOS applications

Citation Download Citation

Seoung Jai Bai, Rainer J. Fasching, and Fritz B. Prinz "High-density multilayer connection technology for MEMS and CMOS applications", Proc. SPIE 5116, Smart Sensors, Actuators, and MEMS, (24 April 2003); https://doi.org/10.1117/12.499135

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
7 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Semiconducting wafers

Silicon

Microelectromechanical systems

CMOS technology

Resistance

Chemical mechanical planarization

Etching

Show All Keywords

Keywords/Phrases

Search In:

Publication Years