Paper
10 May 2007 Implementation of a parametrizable router architecture for networks-on-chip (NoC) with quality of service (QoS) support
Author Affiliations +
Proceedings Volume 6590, VLSI Circuits and Systems III; 65901L (2007) https://doi.org/10.1117/12.721922
Event: Microtechnologies for the New Millennium, 2007, Maspalomas, Gran Canaria, Spain
Abstract
Managing the complexity of designing Systems-on-Chip (SoC) containing billions of transistors requires decoupling computation from communication. Networks-on-Chip (NoC) have been proposed as a solution for managing this problem as they meet the reusability, scalability and parallelism requirements of these systems, while coping with power constraints and clock distribution. In this paper, the implementation of a router's architecture for NoC with both guaranteed and best-effort services support is described, and some synthesis results are presented. The proposed router architecture is parameterized on the number of virtual channels, the size of virtual channels, the number of virtual channels for guaranteed traffic, the relative priority of the guaranteed traffic, and the switching technique.
© (2007) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
R. Regidor, F. Tobajas, V. De Armas, J. M. Rivero, and R. Sarmiento "Implementation of a parametrizable router architecture for networks-on-chip (NoC) with quality of service (QoS) support", Proc. SPIE 6590, VLSI Circuits and Systems III, 65901L (10 May 2007); https://doi.org/10.1117/12.721922
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Network on a chip

Switching

Network architectures

System on a chip

Clocks

Receivers

Transistors

Back to Top