Paper
30 October 2007 Polygon-based compensation of proximity and density effects in photomask processes
Kiyoshi Kageyama, Katsuyuki Miyoko, Yoshimitsu Okuda, Gökhan Perçin, Apo Sezginer, Jesus Carrero, Alan Zhu, Anwei Liu
Author Affiliations +
Abstract
In recent years, mask critical dimension (CD) linearity and uniformity has become increasingly important. The ITRS roadmap shows the mask CD control requirements exceeding those of the wafer side beyond the 45nm node. Measurements show that there are systematic, uncorrected proximity effects even when a state-of-the-art proximity effect correction (PEC) algorithm is used. The uncorrected proximity effect is predictable with a computational model. The model for e-beam lithography and etch process contains terms to model short-range pattern density effects and plasma shadowing effect in Cr-etch. The model is calibrated using CD measurements on a test mask. The model is valid for arbitrary 2-D patterns. We present a model-based mask process compensation (MPC) method which applies geometric changes to polygons as in OPC. We discuss the goodness of model fit to the calibration data; verification of the calibrated model by SEM images; and the improvement obtained by MPC. The mask writing error, i.e. final inspection CD minus incoming database CD, was reduced by a factor of 2 through the use of MPC.
© (2007) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Kiyoshi Kageyama, Katsuyuki Miyoko, Yoshimitsu Okuda, Gökhan Perçin, Apo Sezginer, Jesus Carrero, Alan Zhu, and Anwei Liu "Polygon-based compensation of proximity and density effects in photomask processes", Proc. SPIE 6730, Photomask Technology 2007, 67302Y (30 October 2007); https://doi.org/10.1117/12.746796
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Photomasks

Databases

Calibration

Process modeling

Critical dimension metrology

Data modeling

Semiconducting wafers

Back to Top