Paper
14 March 2012 Framework for identifying recommended rules and DFM scoring model to improve manufacturability of sub-20nm layout design
Piyush Pathak, Sriram Madhavan, Shobhit Malik, Lynn T.-N. Wang, Luigi Capodieci
Author Affiliations +
Abstract
This paper addresses the framework for building critical recommended rules and a methodology for devising scoring models using simulation or silicon data. Recommended rules need to be applied to critical layout configurations (edge or polygon based geometric relations), which can cause yield issues depending on layout context and process variability. Determining of critical recommended rules is the first step for this framework. Based on process specifications and design rule calculations, recommended rules are characterized by evaluating the manufacturability response to improvements in a layout-dependent parameter. This study is applied to critical 20nm recommended rules. In order to enable the scoring of layouts, this paper also discusses a CAD framework involved in supporting use-models for improving the DFM-compliance of a physical design.
© (2012) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Piyush Pathak, Sriram Madhavan, Shobhit Malik, Lynn T.-N. Wang, and Luigi Capodieci "Framework for identifying recommended rules and DFM scoring model to improve manufacturability of sub-20nm layout design", Proc. SPIE 8327, Design for Manufacturability through Design-Process Integration VI, 83270U (14 March 2012); https://doi.org/10.1117/12.916288
Lens.org Logo
CITATIONS
Cited by 9 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Design for manufacturing

Computer aided design

Metals

Monte Carlo methods

Silicon

Manufacturing

Solid modeling

RELATED CONTENT

DfM requirements and ROI analysis for system-on-chip
Proceedings of SPIE (November 04 2005)
Reliability simulator for improving IC manufacturability
Proceedings of SPIE (September 14 1994)
Hot pixel reduction in CMOS image sensor pixels
Proceedings of SPIE (January 18 2010)
MAID: manufacturing aware IC design
Proceedings of SPIE (May 05 2005)

Back to Top