Presentation
8 June 2024 Realizing petabit/s IO and sub-pJ/bit interconnect with silicon photonics
Keren Bergman, Vignesh Gopal
Author Affiliations +
Abstract
High-performance systems are increasingly bottlenecked by the energy and communications costs of interconnecting numerous compute and memory resources. Integrated silicon photonics offer the opportunity of embedding optical connectivity that directly delivers high off-chip communication bandwidth densities with low power consumption. Our recent work has shown how integrated silicon photonics with comb-driven dense wavelength-division multiplexing can scale to realize Pb/s chip escape bandwidths with sub-picojoule/bit energy consumption. This talk will discuss the integrated photonic link as well as the multi-chip packaging implemented to realize energy efficient high bandwidth density chip IO.
Conference Presentation
© (2024) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Keren Bergman and Vignesh Gopal "Realizing petabit/s IO and sub-pJ/bit interconnect with silicon photonics", Proc. SPIE PC13030, Image Sensing Technologies: Materials, Devices, Systems, and Applications XI, PC1303005 (8 June 2024); https://doi.org/10.1117/12.3013010
Advertisement
Advertisement
KEYWORDS
Silicon photonics

Information operations

Power consumption

Telecommunications

Computing systems

Dense wavelength division multiplexing

Integrated optics

Back to Top