Presentation
24 August 2020 Scaling down channel dimensions in organic and polymer thin-film transistors: charge transport and device design considerations
Author Affiliations +
Abstract
Scaling down channel dimensions of organic and polymer semiconductor based thin-film transistors to submicron and nanoscale dimensions presents several challenges. Successful scaling will enable vastly improved device performance and hence the prospects are certainly very enticing. One of the biggest challenges is in making suitably good doped source and drain regions to facilitate relatively low-resistance contacts. A more thorough understanding of velocity saturation mechanisms and charge transport at high electric fields is also necessary. We describe charge transport in oxide and polymer TFTs with an emphasis on scaling. We show that for some TFTs, scaling of the channel width facilitates scaling down of channel length and a nanostripe or nanogroove array channel geometry has advantages. Finally, we describe hybrid TFTs – with multiple materials that are better suited to scaling down. The future prospects of scaled down TFTs are discussed.
Conference Presentation
© (2020) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Ananth Dodabalapur, Xiao Wang, Calla McCulley, and Kelly Liang "Scaling down channel dimensions in organic and polymer thin-film transistors: charge transport and device design considerations", Proc. SPIE 11476, Organic and Hybrid Field-Effect Transistors XIX, 114760X (24 August 2020); https://doi.org/10.1117/12.2569228
Advertisement
Advertisement
KEYWORDS
Polymers

Thin films

Transistors

Polymer thin films

Thin film devices

Semiconductors

Organic semiconductors

Back to Top