Paper
13 September 1996 Device and process integration for a 0.55-um channel length CMOS device
Whitson G. Waldo, Ibrahim Turkman, Rickey Brownson
Author Affiliations +
Abstract
The device and process integration for a 5 V 0.55 micron effective channel length double layer poly, triple layer metal CMOS device is presented. The n-well doping has been optimized to minimize punchthrough currents on PMOS devices. Surface and bulk leakage current components have been analyzed for p-channel Leff and n-well doping variation to evaluate the process latitude. A comparison is made with the n-channel transistor leakage due to drain induced barrier lowering. Yield dependence on threshold voltage is discussed by reviewing the results of a threshold voltage matrix. Weff is recovered with LOCOS isolation using a pre-sacrificial oxide etch and the etch time effect on field threshold voltage is presented. The backend development has stressed process simplicity for low cost manufacturing. Scaling in z has enabled via aspect ratios to stay fixed after the shrink. The effect on sidewall coverage by the via angular geometry is discussed. The metallization process has been improved to aid in better sidewall coverage by the sputtered Al alloy. The consequences of interconnect delay are discussed.
© (1996) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Whitson G. Waldo, Ibrahim Turkman, and Rickey Brownson "Device and process integration for a 0.55-um channel length CMOS device", Proc. SPIE 2875, Microelectronic Device and Multilevel Interconnection Technology II, (13 September 1996); https://doi.org/10.1117/12.250858
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Metals

Etching

Transistors

Doping

Oxides

Capacitance

Resistance

Back to Top