Paper
2 May 2008 Desired IP control methodology for EUV mask in current mask process
Author Affiliations +
Proceedings Volume 6792, 24th European Mask and Lithography Conference; 67920T (2008) https://doi.org/10.1117/12.798933
Event: 24th European Mask and Lithography Conference, 2008, Dresden, Germany
Abstract
Extreme ultra-violet (EUV) lithography is one of the leading potential solutions for next generation lithography. Image placement (IP) errors specific to EUV mask induced by non-telecentricity have to be minimized to satisfy the strict IP requirement. IP accuracy of EUV mask is considerably influenced by electro-static chuck (ESC) characteristics and backside non-flatness of each blank when it is held by ESC in EB mask writer, IP metrology tool, and exposure tool as suggested in SEMI standard. We propose to apply the correction technique to each EUV mask in EB mask writing with flatness data of blank and ESC to minimize IP errors caused by mask non-flatness and ESC characteristics. In addition, IP control methodology for EUV mask with conventional IP metrology tool is proposed for pattern writing by EB mask writer with this correction technique. Early development of EUV mask patterning is enabled by this IP control methodology without substantial changes to the current mask process.
© (2008) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
S. Yoshitake, H. Sunaoshi, S. Tamamushi, and M. Ogasawara "Desired IP control methodology for EUV mask in current mask process", Proc. SPIE 6792, 24th European Mask and Lithography Conference, 67920T (2 May 2008); https://doi.org/10.1117/12.798933
Lens.org Logo
CITATIONS
Cited by 3 scholarly publications and 2 patents.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Photomasks

Extreme ultraviolet

Metrology

Extreme ultraviolet lithography

Semiconducting wafers

Optical lithography

EUV optics

RELATED CONTENT

Getting ready for EUV in HVM
Proceedings of SPIE (September 04 2015)
The future of EUV lithography enabling Moore's Law in...
Proceedings of SPIE (March 27 2017)
Sub-32nm patterning using EUVL at ASET
Proceedings of SPIE (March 24 2006)
EXTATIC: ASML's alpha-tool development for EUVL
Proceedings of SPIE (July 01 2002)

Back to Top