Comparison framework for low swing on-chip interconnect circuits

Astria Nur Irfansyah; Torsten Lehmann; Saeid Nooshabadi

doi:10.1117/12.759253

21 December 2007 Comparison framework for low swing on-chip interconnect circuits

Astria Nur Irfansyah, Torsten Lehmann, Saeid Nooshabadi

Proceedings Volume 6798, Microelectronics: Design, Technology, and Packaging III; 67980J (2007) https://doi.org/10.1117/12.759253
Event: SPIE Microelectronics, MEMS, and Nanotechnology, 2007, Canberra, ACT, Australia

Abstract

There has been many low-swing on-chip interconnect signaling techniques introduced to tackle the problem of inverse-scaling effect of on-chip wires. This paper proposes a comparison framework using SPICE-based simulations on the 90nm technology node, which is needed to assess the effectiveness of a certain interconnect technique over the others with a high degree of objectiveness and accuracy. Two low-swing techniques are included in the comparison, i.e. conventional level converter (CLC) and current-mode signaling (CM). These techniques were chosen to represent different driver and receiver topologies, where CLC uses lower driver supply voltage, while CM has a low impedance termination at receiver end. In addition, an optimized full-swing repeater-based technique is included as a baseline for comparison. The main contribution of this paper is the identification of circuit and wire design parameters that affects performances the most, leading to a design guideline with reduced set of design variables for delay or energy optimization of each technique. A simplified repeater performance estimation technique considering ramp input signals is also proposed. Furthermore, trade-off between energy and delay using the optimization processes has been explored, resulting in a more objective comparison of different interconnect techniques in the power-delay space. Results show that optimized CLC (reduced voltage supply) repeaters can perform better in both terms of delay and power in its design performance range.

Citation Download Citation

Astria Nur Irfansyah, Torsten Lehmann, and Saeid Nooshabadi "Comparison framework for low swing on-chip interconnect circuits", Proc. SPIE 6798, Microelectronics: Design, Technology, and Packaging III, 67980J (21 December 2007); https://doi.org/10.1117/12.759253

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
12 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Curium

Receivers

Device simulation

Resistance

Circuit switching

Performance modeling

Transistors

Show All Keywords

Keywords/Phrases

Search In:

Publication Years