KEYWORDS: Analog to digital converters, Synthetic aperture radar, Design, Capacitors, Circuit switching, Monte Carlo methods, Calibration, Clocks, Resistors, Capacitance
This paper presents the design of a 12-bit 4 MS/s successive approximation register (SAR) analog-to-digital converter (ADC) based on the 40nm CMOS process. The internal structure of the ADC employs an "8MSB+4LSB" hybrid capacitive-resistive structure in the digital-to-analog converter (DAC) design to reduce layout area. The comparator circuit utilizes a dynamic comparator structure consisting of a cascade of three pre-amplifiers and a single latch, with output offset storage used to minimize comparator offset voltage. The layout design is symmetric to enhance device matching. In post-simulation under the conditions of 1.1 V analog voltage, a 941.40625 KHz input sine wave signal, and a 4 MHz sampling clock, the SAR ADC achieved an effective number of bits (ENOB) is 11.88 bits, a signal to noise and distortion ratio (SNDR) is 73.2941 dB, a spurious-free dynamic range (SFDR) is 89.4 dB, a power consumption is 1.18 mW, and a figure-of-merit (FoM) is 168.6 dB.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.