A new CMOS current starved voltage controlled ring oscillator (CSVCRO) topology is presented. The proposed voltage
controlled oscillator was designed, analyzed and verified by simulating it in 0.35μm CMOS technology. The VCO
architecture proposed in this work provides high linear relationship between oscillation frequency ranging from 0.7-
1.75GHz over a control voltage ranging from 1.2--2V and results in a large tuning range of 75%. The phase noise
achieved is -88dBc/Hz at an offset frequency of 1MHz. The linear frequency sweep is obtained without employing any
additional compensation techniques resulting in less circuit complexity, die area and power consumption.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.