A System-in-Package (SiP) concept for the 3D-integration of a Single Wall Carbon Nanotube (SWCNT) resonator with its CMOS driving electronics is presented. The key element of this advanced SiP is the monolithic 3D-integration of the MEMS with the CMOS electronics using Through Silicon Vias (TSVs) on an SOI wafer. This SiP includes: A glass cap vacuum-sealed to the main wafer using an eutectic bonding process: a low leak rate of 2.7 10-9 mbar•l/s was obtained; Platinum-TSVs, compatible with the SWCNT growth and release process; The TSVs were developed in a “via first” process and characterized at high-temperature — up to 850 °C. An ohmic contact between the Pt-metallization and the SOI silicon device layer was obtained; The driving CMOS electronic device is assembled to the MEMS using an Au stud bump technology. Keywords: System-in-Package (SiP), vacuum packaging, eutectic bonding, “via-first” TSVs, high-temperature platinum interconnects, ohmic contacts, Au-stud bumps assembly, CMOS electronics.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.